Design of High-Speed Op-Amps for Signal Processing

R. Jacob (Jake) Baker, PhD, PE
Professor and Chair
Boise State University
1910 University Dr.
Boise, ID 83725-2075
jbaker@ieee.org

Abstract - As CMOS gate lengths scale to tens of nanometers open circuit gains drop and analog circuit design techniques that minimize the need for good matching become critical. This talk presents techniques useful for implementing high-speed CMOS op-amps for signal processing (e.g. analog-to-digital converters, filters, input receivers, etc.) in nanometer size CMOS. Techniques for biasing, device size selection, topologies, and compensation are discussed. Design examples are presented and used in system level building blocks. The emphasis is on practical design where power, speed, and manufacturability are critical.
Background and Content

- This talk assumes a background in CMOS op-amp design
  - Biasing using current mirrors
  - Know basics of op-amp design, e.g., compensating two-stage op-amps
  - Calculation of small-signal gains

  - [http://cmosedu.com](http://cmosedu.com) (for the book’s figures and simulation netlists)
Design with nm devices (here we use a 50 nm process)

- Key points
  - Devices do not follow the square-law equations (so don’t use them)!
  - Nanometer CMOS is characterized using:
    - On current
    - Off current
    - VDD
    - Gate oxide capacitance
    - Plots of measured data (note equations can’t be used; too complicated for hand calculations).
Long Channel IV curves

\[ V_{DS,sat} = V_{GS} - V_{THN} \]

Slope = $\lambda \cdot I_{D,sat}$
Transition frequency

- FOM (figure of merit) for CMOS amplifier design

$$f_T = \frac{g_m}{2\pi C_{gs}} \propto \frac{V_{ovn}}{L}$$

$$V_{ovn} = V_{GS} - V_{THN} \neq V_{DS, sat}$$

Important!!!
Biasing for high speed

- Must use minimum length devices
  - Matching becomes even more important
- Larger overdrive results in faster circuits
  - Drawback is that the devices enter the triode region earlier
- For minimum power use minimum size devices
  - For nm CMOS minimum (drawn) $W$ is, generally, 10 times minimum $L$
  - Use for NMOS 10/1 and for PMOS, to match drive, 20/1
- Concerns
  - Is there enough drive using minimum-size devices?
  - Matching!!!
Examples for general design

- Use 2 to 5 times minimum L (use minimum L for high-speed)
  - Increases open circuit gain (output resistance)
  - Using longer L improves matching
- Use overdrive voltage that is 5% of VDD
  - Increase for high-speed design (say 10% of VDD)
- Table on the next page shows typical parameters for general design
### Short-channel MOSFET parameters for general analog design

**VDD = 1 V and a scale factor of 50 nm (scale = 50e–9)**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>NMOS</th>
<th>PMOS</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bias current, $I_D$</td>
<td>10 μA</td>
<td>10 μA</td>
<td>Approximate, see Fig. 9.31</td>
</tr>
<tr>
<td>$W/L$</td>
<td>50/2</td>
<td>100/2</td>
<td>Selected based on $I_D$ and $V_{DS}$</td>
</tr>
<tr>
<td>Actual $W/L$</td>
<td>2.5μm/100nm</td>
<td>5μm/100nm</td>
<td>$L_{min}$ is 50 nm</td>
</tr>
<tr>
<td>$V_{DS,oh}$ and $V_{DS,OA}$</td>
<td>50 mV</td>
<td>50 mV</td>
<td>However, see Fig. 9.32 and the associated discussion</td>
</tr>
<tr>
<td>$V_{GS}$ and $V_{DS}$</td>
<td>70 mV</td>
<td>70 mV</td>
<td>No body effect</td>
</tr>
<tr>
<td>$V_{THD}$ and $V_{THP}$</td>
<td>280 mV</td>
<td>280 mV</td>
<td>Typical</td>
</tr>
<tr>
<td>$\partial V_{THD,P} / \partial T$</td>
<td>-0.6 mV/C°C</td>
<td>-0.6 mV/C°C</td>
<td>Change with temperature</td>
</tr>
<tr>
<td>$v_{max}$ and $v_{max}$</td>
<td>110 x 10^3 m/s</td>
<td>90 x 10^3 m/s</td>
<td>From the BSIM4 model</td>
</tr>
<tr>
<td>$t_{xx}$</td>
<td>14 Å</td>
<td>14 Å</td>
<td>Tunnel gate current, 5 A/cm²</td>
</tr>
<tr>
<td>$C_{ox} = \varepsilon_{ox}/t_{ox}$</td>
<td>25 fF/μm²</td>
<td>25 fF/μm²</td>
<td>$C_{ox} = C_{ox}WL \cdot (scale)^2$</td>
</tr>
<tr>
<td>$C_{ox}$ and $C_{ox}$</td>
<td>6.25 fF</td>
<td>12.5 fF</td>
<td>PMOS is two times wider</td>
</tr>
<tr>
<td>$C_{gso}$ and $C_{gso}$</td>
<td>4.17 fF</td>
<td>8.34 fF</td>
<td>$C_{gs} = C_{gs}WL \cdot (scale)$</td>
</tr>
<tr>
<td>$C_{gdo}$ and $C_{gdo}$</td>
<td>1.56 fF</td>
<td>3.7 fF</td>
<td>$C_{gs} = CGDO \cdot W \cdot scale$</td>
</tr>
<tr>
<td>$g_{ds}$ and $g_{ds}$</td>
<td>150 μA/V</td>
<td>150 μA/V</td>
<td>At $I_D = 10$ μA</td>
</tr>
<tr>
<td>$r_{ds}$ and $r_{ds}$</td>
<td>167 kΩ</td>
<td>333 kΩ</td>
<td>Approximate at $I_D = 10$ μA</td>
</tr>
<tr>
<td>$g_{ds}$ and $g_{ds}$</td>
<td>25 V/V</td>
<td>50 V/V</td>
<td>!!Open circuit gain!!</td>
</tr>
<tr>
<td>$\lambda_s$ and $\lambda_p$</td>
<td>0.6 V⁻¹</td>
<td>0.3 V⁻¹</td>
<td>$L = 2$</td>
</tr>
<tr>
<td>$f_{za}$ and $f_{tp}$</td>
<td>6000 MHz</td>
<td>3000 MHz</td>
<td>Approximate at $L = 2$</td>
</tr>
</tbody>
</table>
Bias current (overdrive) and gain

$g_{m}r_{o}$

Subthreshold region

Speed goes up
$f_{T} \propto \sqrt{I_D}$

Gain goes down
$g_{m}r_{o} \propto \frac{1}{\sqrt{I_D}}$

$I_D$

0.1 µA 1 µA 10 µA 100 µA

Prof. R. Jacob Baker
Biasing

- Temperature stability
- Power supply insensitive
- Good variations with process
- Sets the overdrive voltages in the design
- Need a self-biased reference; a beta multiplier reference (BMR)
Problems with BMRs in nm CMOS

Prof. R. Jacob Baker
BMR for nm CMOS

Prof. R. Jacob Baker
Circuit implementation of a BMR in nm CMOS
Stability is Critical for this design

- Removing the capacitors causes the reference to oscillate.
Generating Bias Voltages for nm Design
Prof. R. Jacob Baker

Performance of Cascode Current Mirrors
Output Buffer with Bias Voltages
Two-Stage Op-Amp with Miller Compensation

- Simple topology using diff-amp and common-source amplifier
  - Can’t drive resistive loads
  - Poor PSRR
- Using Miller compensation
  - Poor PSRR
  - Have that pesky right-half plane zero
  - Slow-speed (unless you use bias with large devices and currents) for a given load C
  - Poor slewing
Example of a bad (academic) op-amp design

Parameters from Table 9.2 with biasing circuit from Fig. 20.47. Unlabeled NMOS are 50/2 and PMOS are 100/2. Scale factor is 50 nm.
AC Response of this bad design with $R_z = 0$ and $C_c = 2.4$ pF
Step response of the bad design

$C_e = 2.4 \ pF$

$R_2 = 0$
Making the Op-Amp more Stable

- Obviously we can increase $R_z$ to move the zero into the LHP
  - Controlling the value of $R_z$ becomes challenging over temperature and process
- The stability is becoming a problem because the pole associated with the op-amp’s output, $f_2$, is too low.
- Increase $f_2$ by increasing the $g_m$ of the output stage ($g_{m2}$).
  - Increase widths of the devices so overdrive stays constant ($I_D$ goes up)!
  - In general, make sure overdrive voltages are the same in all MOSFETs!

\[
f_2 = \frac{g_{m2}C_c}{2\pi(C_cC_1 + C_1C_2 + C_cC_2)}
\]

Prof. R. Jacob Baker
Practical Way to Compensate an Op-Amp

- Never use Miller Compensation
  - Never, ever, connect a compensation capacitor between two high-impedance nodes!!! (unless you want slow speed)
  - The literature is filled with examples of how not to compensate op-amps for high speed operation

- We’ll develop **Indirect Feedback Compensation** in the next few pages
  - Practical way to compensate an op-amp
  - Feedback a current indirectly to the output of the diff-amp via:
    - MOSFETs laid out in series (one operating in the triode region)
    - A common-gate amplifier
    - A cascode structure
  - Better PSRR
  - Smaller layout area (compensation capacitor reduced 4 to 10 times)
  - Much faster!!!
Indirect Feedback Compensation

\[ i_{Cc} = \frac{v_{out} - \frac{v_{out}}{A_2}}{1/j\omega C_c} \]

\[ i_{Cc} \approx \frac{v_{out}}{1/j\omega C_c} \]

We’ll use this. How?
Using Triode Operating MOSFETs

Triode-operating MOSFETs. 100/2 laid out as two 100/1

Bias circuit in Fig. 20.47. Unlabeled NMOS are 50/2. See Table 9.2.

High-impedance node
Other examples of Indirect Feedback Compensation

Using a common-gate amplifier

Using a cascode structure

Prof. R. Jacob Baker
Other examples of Indirect Feedback Compensation, cont’d

Triode-operating MOSFETs. 50/2 laid out as two 50/1 in series.

Using NMOS triode-operating diff-pair for good PSRR
RHP zero eliminated. A LHP zero is introduced. The LHP zero increases the phase-margin and speed.

Equation for the unity gain frequency remains the same. However, the value goes up because $C_C$ can drop by 4 to 10

$C_C$ drops because load C has less effect on $f_2$
Example (next page) Two-Stage Op-Amp

- Cascode input stage (sometimes called a telescopic input stage)
- Use a push-pull output stage for rail-to-rail output swing
- Indirect feedback compensation
- > 100 MHz gain-bandwidth product while using 250 \( \mu \)A and a VDD of 1 V (excluding the bias circuit power is 250 \( \mu \)W)
- Excellent PSRR
- Compact layout area
A Practical General Purpose Op-Amp
Step Response

Previous page

Input pulse from 100 to 900 mV.
Comments

- We were careful to select overdrive voltages for a specific speed (transition frequency)
  - Important to avoid adding a low-frequency pole in the transfer function and thus having a non-optimized design
  - Fiddling with widths while not keeping the overdrive voltages constant is a path to low-quality designs
  - In general, only vary lengths of MOSFETs in DC circuits

- To push $f_2$ to a higher frequency we increase the widths of the output stage ($g_{m2}$ and current in output stage are increased)

- Reducing $C_c$ causes the gain-bandwidth product, $f_{un}$, to increase (and move towards $f_2$).
Bad Output Stage Design

- Not controlling current in the output stage leads to:
  - Bad input-referred offset
  - Potential for large power dissipation
  - Not controlling output stages gm (and thus stability)
- Don’t let SPICE fool you into thinking you can actually set the current in an output buffer without using current mirrors (you can’t!)
Example (bad) Output Stages

If M7 mirrors current in M4 then M8 triodes and the gain drops. The gate of M7 will have to drop, with the negative feedback around the op-amp (so M8 operates in saturation). The result is a huge current flowing in the inverter output stage.
Bad Output Stage Design Cont’d

Source follower is used to allow the gate of M8 to drop to a lower voltage so that, hopefully, it can remain in saturation during normal operation. Again, however, we are not controlling the current in the output stage. It may be small, big, or exactly what we want (again, don’t let SPICE fool you into thinking this type of design is okay (it’s not!))
Bad Diff-Amp Biasing

- Never design a diff-amp where the PMOS current sources fight against NMOS current sources. The outputs will float up or down causing some MOSFETs to triode.
Add Control to a Diff-Amp to Set Currents

- The added control ensures the current sourced by the PMOS equals the current sunk by the NMOS. Controls common-mode output voltage via common-mode feedback (CMFB).
Op-Amps in Signal Processing

- Use fully-differential inputs and outputs
  - Reduces the common-mode noise
  - Need to employ common-mode feedback (CMFB)
- Our examples here will use switched capacitor CMFB and two stage op-amps (for the lowest power and highest speed)
- Fully-differential topologies offer the benefit that class AB output buffers can be implemented without floating current sources
  - Don’t need the additional bias circuits
Basic Fully-Differential Op-amp
Need to set output common-mode level
Switched-Capacitor CMFB

NMOS 10/1
PMOS 20/1
Bias circuit from Fig. 26.3

Value of CM feedback voltage when the outputs are 600 mV.

Prof. R. Jacob Baker
Use of SC-CMFB

- For the most robust design used SC-CMFB around each stage
  - The outputs of the diff-amp are set to bias the output buffer
  - The outputs of the buffer (the op-amp outputs) are balanced around the common-mode voltage, $V_{CM}$

- SC-CMFB provides wide operating range
  - Low power consumption
  - Small loading
  - Robust operation

Prof. R. Jacob Baker
Example: a S/H amplifier
Input Diff-Amp

Prof. R. Jacob Baker
Setting the Output CM Level – method to get proper biasing with horrible offsets

Prof. R. Jacob Baker
Output Stage
Simulating the Op-Amp’s Operation

- No compensation capacitance (unstable in some cases), settling approx. 6 ns
  - Note that these simulation results are directly from Fig. 26.60 in my CMOS book, see http://cmosedu.com
Increasing Compensation Cap to 50 fF

- The settling time is approximately 5 ns. Note the stability is, of course, better.
- Direct sim of Fig. 26.60 except the rise/fall times of the clock signals was reduced from 2 ns to 200 ps (this slows the simulation time)
Increasing Compensation Cap to 150 fF

- Better stability but longer settling time. What do we do?
Increasing speed (decreasing settling time)

- We need to increase the gain bandwidth product of the op-amp
  - The only ways to do this are to decrease the compensation capacitor and/or increase the diff-amp’s transconductance, \( f_{un} = \frac{g_m}{2\pi C_c} \)
  - The problem with this, as just shown, is stability (the pole, \( f_2 \) associated with the output of the op-amp is comparable to \( f_{un} \))
  - Need to push \( f_2 \) to a higher frequency by increasing the output buffers\( g_m \)
  - We do this by increasing the widths of the devices in the output buffer
    - Note this results in larger current flowing in the output buffers keeping overdrive voltages constant (important)
  - To increase the \( g_m \) of the diff-pair we increase their widths
Increasing Speed

- Use a 12.5 fF capacitor for $C_c$ (1/4 of the 50 fF seen before)
  - Note that we are designing in a 50 nm process
- Increase $g_{m2}$ by 4 by increasing the widths in the output buffer by 4
  - Cost is additional power dissipation in the output buffer
- Settling time drops to 2 ns (now we’re cooking with gas!)
  - Op-amp power is 200 µW quiescent
Conclusions: Further Increases in Speed (comments)

- Why didn’t we try to increase speed by increasing the diff-pair’s $g_m$ (by increasing the pair’s widths)?
  - This causes the overdrive voltages of the diff-pair to decrease unless we increase the diff-pair bias current (which would require increasing the widths of other devices in order to maintain the overdrive voltages). The drop in the widths of the diff-pair cause (low) parasitic poles in op-amp’s frequency response.
  - Small increases in diff-pair width are okay. We used a factor of 3 in the sims here, that is, the diff-pair were 30/1 while other NMOS were 10/1.

- Note, again, that we attempt to design with fixed overdrive voltages to keep the design optimized for speed

Prof. R. Jacob Baker
Conclusions: Further Increases in Speed (comments continued)

- Looking at these results we might ask, “Why not multiple the sizes in the output buffer by 8 and divide the compensation capacitor by 8?”

- We run into a brick wall. The parasitic poles of the devices limit further increases in speed.
  - To obviate this limitation we must increase the device’s transition frequency (by increasing the overdrive voltages…change the bias circuit)
  - Note we are assuming minimum L devices (absolutely necessary for high-speed design)